

Serial Data Input. This input provides multiple features. It selects the interface mode of the ADC as follows. Chain mode is selected if SDI is low during the CNV rising edge. In this mode, SDI is used as a data input to daisy-chain the conversion results of two or more ADCs onto a single SDO line. The digital data level on SDI is output on SDO with a delay of 16 SCK cycles. CS mode is selected if SDI is high during the CNV rising edge. In this mode, either SDI or CNV can enable the serial output signals when low; if SDI or CNV is low when the conversion is complete, the busy indicator feature is enabled.


ERC note: ignore warning 'extra pin IC30-3,4 in Normal of part IC30'.

Copyright CERN 2018.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




Doc. Num.:	Ver.:	Sheet:			
	A	6 of 36			
Project:	CITY				
Sheet:	DDS Power Supply Regulators	Rev.	0	Date	05/2019
File:	CITY_DDS_power.SchDoc	Author	broquet		
		SVN:	89f9589d8aaca0a25e422de51e6		






Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




Based on FMC DIO 5ch TTL schematics, EDA-02408-V2-0







	Doc. Num.:	Ver.:	Sheet:			
		A	8.4 of 36			
	Project:	CITY		0	05/2019	broquet
	Sheet:	DI 2 channels		Rev.	Date	Author
File:	CITY_DI_1channel.SchDoc		SVN: ebd898e7ae22b92c77af210a03			





Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


	Doc. Num.: -	Ver.: A	Sheet: 9.1 of 36	-	-	-
	Project: CITY			-	-	-
	Sheet: DO 2 channels			0	05/2019	broquet
	File: CITY_DO_2channels.SchDoc			Rev.	Date	Author
	SVN: 89f9589d8aaca0a25e422de51e6					




Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:	-	-	-
	-	A	9.2 of 36	-	-	-
	Project:	CITY				
	Sheet:	DO 2 channels				
File:	CITY_DO_2channels.SchDoc					SVN: 89f9589d8aaca0a25e422de51e6
Rev.	Date	Author				







Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.: -	Ver.: A	Sheet: 9.4 of 36	-	-	-
	Project: CITY			-	-	-
	Sheet: DO 2 channels			0	05/2019	broquet
	File: CITY_DO_2channels.SchDoc			Rev.	Date	Author


SVN: 89f9589d8aaca0a25e422de51e6




Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.: -	Ver.: A	Sheet: 9.5 of 36	-	-	-
	Project: CITY			-	-	-
	Sheet: DO 2 channels			0	05/2019	broquet
	File: CITY_DO_2channels.SchDoc			Rev.	Date	Author


SVN: 89f9589d8aaca0a25e422de51e6




Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

 ESRF <small>European Synchrotron Radiation Facility</small>	Doc. Num.: -	Ver.: A	Sheet: 9.6 of 36	-	-	-
	Project: CITY			-	-	-
	Sheet: DO 2 channels			0	05/2019	broquet
	File: CITY_DO_2channels.SchDoc			Rev.	Date	Author
				SVN: 89f9589d8aaca0a25e422de51e6		


64 Kbit EEPROM (I2C @ 100 kHz max)





Board identification



I2C address bus for DO channel IO registers



WR Pulse Per Second output stage



PCB mounting holes, screws & heatsink


changelog

V2-0:
* several small component changes, not documented here
* power supply sequence improved
* bank 501 and all connected chips changed to 1.8V for full RGMII support
* PHY SPI wired to bank 35, in addition to existing MDIO
* UART changed to FT230X
* power controller UCD90120 GPIO rewired cause pull-downs; 2nd connector added for use of TI adapter



V3-0:
* few small component changes, not documented here
* external patch-panel interrupt line to SoC
* i2c level converter ADUM1250 turned around cause i2c compliance problems
* D-sub 15 wiring change to follow CERN cabling convention
* TMP101 thermal sensors added

CITY V1-0:
* See the CHANGES.TXT document provided in the project

Card temperature surveillance



DACs for Inputs BIAS and Fine Delay Tune / User LED + GPIO



I2C addresses
I2C addresses hex number are given in the 7bit format aligned to LSb (without R/W bit).
Example: I2C addr = 0x74 (1 1 1 0 1 0 0) --> Read access = 1 1 1 0 1 0 0 1 (0xE9)

WR Core I2C:
=====

24AA64T -> 0x50

SoC I2C (I2C PMBus):
=====





CITY_power-controller.SchDoc
UCD90120ARGC -> 0x5B

CITY_misc.SchDoc
TMP101(1) -> 0x48 (with ADD0 = 0)
TMP101(2) -> 0x49 (with ADD0 = Float)
DAC5578(1) -> 0x4C (with ADDR0 = GND, ADDR1 = float)
DAC5578(2) -> 0x4D (with ADDR0 = VCC, ADDR1 = float)
BOARD ID I/O -> 0x24 (with A0 = A1 = GND, A2 = VCC)
BOARD ID EEPROM -> 0x54 (with A0 = A1 = GND, A2 = VCC)


CITY_user_led.SchDoc
General IO control -> 0x25 (AD0 = VCC, AD1 = GND, AD2 = VCC)


DO_2channels.SchDoc (I/Os control: Finde delay, Output drivers enable)
0 -> 0x10 (AD0 = GND, AD1 = SCL, AD2 = GND)
1 -> 0x11 (AD0 = VCC, AD1 = SCL, AD2 = GND)
2 -> 0x12 (AD0 = GND, AD1 = SDA, AD2 = GND)
3 -> 0x13 (AD0 = VCC, AD1 = SDA, AD2 = GND)
4 -> 0x14 (AD0 = GND, AD1 = SCL, AD2 = VCC)
5 -> 0x15 (AD0 = VCC, AD1 = SCL, AD2 = VCC)

RF_Clocking.SchDoc
RF clock delay for outputs synchronization -> 0x16 (AD0 = GND, AD1 = SDA, AD2 = VCC)
Si571 -> 0x55 (default, fixed).





Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:	
		A	13 of 36	
	Project:	CITY		
	Sheet:	Power Controller		
File:	CITY_power-controller.SchDoc	Rev.	05/2019	broquet
		Date		Author
		SVN:	89f9589d8aaca0a25e422de51e6	





1.0V VCCPINT & VCCINT (5A)

- *AGND should have a dedicated plane;
- *datasheet p. 25 has an example layout
- *PH pins must be connected to one another using a small copper island under the device;
- *100nF directly across the PVIN and PGND pins
- *Sense+ to be connected close to the load (VCCINT)
- *RSET must be between pin 26 and 23 directly
- *fsw = 250 kHz




3.3V VCCO & FMCs (7A)

- *AGND should have a dedicated plane;
- *datasheet p. 25 has an example layout
- *PH pins must be connected to one another using a small copper island under the device;
- *100nF directly across the PVIN and PGND pins
- *Sense+ to be connected close to the load (VCCINT)
- *RSET must be between pin 26 and 23 directly
- *fsw = 750 kHz




- * VOSN should have a dedicated trace to the output caps' positive terminal for better voltage regulation.
- * The GND and PGND pins should be connected to the thermal land underneath the die pad with multiple vias connecting to the internal system ground plane
- * VTT and VREF islands must be separated by a minimum of 150 mil if placed on the same PCB layer. A PCB suggestion can be found at [AN TN-41-13, pg. 6].

DDR3 - 0V675 VTT and VREF (210mA linear)



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




2.5V all (3A max)


*fsw = 2.5 MHz
*layout example at datasheet p.22
*100nF directly across the AVIN and AGND pins

RC delay (tau=21ms) to provide the required 40ms after VCCO_0 assertion before deasserting PS_POR_B [DS191 p.18] to 2.31V (Vcc*0.7).


Power ON LED




5V for Digital Output stages




Power supply decoupling



Capacitors should be put close to the input connector J17







FMC power & fuses




1.8V all (3A max)

*fsw = 2.5 MHz
*layout example at datasheet p.22
*100nF directly across the AVIN and AGND pins




Main PCB supplies and SCR crowbar protection

















ESD HV discharge path

Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


Doc. Num.:	Ver.:	Sheet:	
	A	16 of 36	
Project:	CITY		
Sheet:	Supplies 3		
File:	CITY_power-supplies-3.SchDoc		
Rev.:	0	05/2019	broquet
Date:			
Author:			



Based on SPEC schematics, EDA-02189-V4-0 p. 2 & 16




Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:			
		A	18 of 36			
	Project:	CITY				
	Sheet:	Zynq SoC				
	Rev.	0	05/2019	broquet		
	Date				Author	
	File:	CITY_Soc_top.SchDoc				
		SVN: 89f9589d8aaca0a25e422de51e6				




VCCO_12=2.5V

IC37A
XC7Z030-2FFG6761



VCCO_13=2.5V

IC37B
XC7Z030-2FFG6761





Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



Doc. Num.:	Ver.:	Sheet:	
	A	20 of 36	
Project:	CITY		
Sheet:	Zynq SoC - Bank 12 & 13		
File:	CITY_Soc_bank12-13.SchDoc		
		0	05/2019
		Rev.	Date
			Author
		SVN:	89f9589d8aaca0a25e422de51e6



VCCO_33=1.8V

IC37C
XC7Z030-2FFG676I




VCCO_34=1.8V

IC37D
XC7Z030-2FFG676I





Unique 64-bit ID (Maxim 1-Wire)

Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:	
		A	21 of 36	
	Project:	CITY		
	Sheet:	Zynq SoC - Bank 33 & 34		
	File:	CITY_Soc_bank33-34.SchDoc		
		0	05/2019	broquet
		Rev.	Date	Author
		SVN:	89f9589d8aaca0a25e422de51e6	

VCCO_35=1.8V

IC37E
XC7Z030-2FFG676I




Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



Doc. Num.:	Ver.:	Sheet:			
	A	22 of 36			
Project:	CITY				
Sheet:	Zynq SoC - Bank 35				
File:	CITY_Soc_bank35.SchDoc				
	0	05/2019	broquet		
	Rev.	Date	Author		
	SVN: 89f9589d8aaca0a25e422de51e6				


IC37G
XC7Z030-2FFG676I



▲ ALL QSPI 20k resistors should be placed near the middle of the QSPI0 traces while keeping their stubs as short as possible, in any case < 10 mm.

Boot Mode MIO strapping pins:	
MIO[2]	: '0' (PD) : JTAG Cascade mode
MIO[3]	: '0' (PD) : no NOR boot, not on board
MIO[4-5]	: see below (user selectable)
MIO[6]	: '0' (PD) : PLL enabled
MIO[7-8]	: '01' : Bank 0/1 at 3.3V/1.8V

MIO[4] SW1A	MIO[5] SW2A	=> Boot Mode
0	0	=> JTAG cascade
0	1	=> QUAD-SPI
1	0	=> NAND (not on board)
1	1	=> SD Card



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

microSD card

Mounted: No

P3V3

HSSD Net Class

SD D2

SD D3

SD CMD

SD CLK

SD D0

SD D1

PCB Rule

P3V3

C361

100nF

GND

J7

DAT2

DAT3

CMD

VDD

CLK

VSS

DAT0

DAT1

DETSW

DETLEV

P1V8

C115

100nF

GND

GND

SD D0_VL

SD D1_VL

SD D2_VL

SD D3_VL

SD CMD_VL

SD CLK_VL

IC16

I/OVL1

I/OVL2

I/OVL3

I/OVL4

I/OVL5

I/OVCC1

I/OVCC2

I/OVCC3

I/OVCC4

I/OVCC5

CLKVCL

CLKVCC

VL

GND

EP

VCC

MAX13035EETE+

P3V3

C116

100nF

C117

1uF

GND

SD_CD_VL

P1V8

R127

4k7

GND

R114

0

GND

SD_WP_VL

R165

0

GND

* PCB and package delay skew for SD_D[0:3] and SD_CMD relative to SD_CLK must be between 50-200 ps [UG933].


* SI analysis for the SD_CLK line highly suggested

* Write Protect (WP) pulldown for linux driver compatibility

* SD_CMD pull-up not required but seen in MZ & ZC706

- * PCB and package delay skew for SD_D[0] and SD_CMD relative to SD_CLK must be between 50–200 ps [UG933].
- * SI analysis for the SD_CLK line highly suggested
- * Write Protect (WP) pulldown for linux driver compatibility
- * SD_CMD pull-up not required but seen in MZ & ZC706


- * boot strap pins are sampled
- * BootROM is executed



▲ Short trace between supervisory IC and Zynq SoC required.

- * boot strap pins are not sampled
- * BootROM is executed
- * debug environment is not disturbed

SRST reset deassertion delay time: 20 ms
2.6 ms RC for pushbutton
threshold voltage = 3.07V



QSPI at 3.3V

The diagram illustrates the QSPI configuration at 3.3V. Two ICs, IC87 and IC32, are shown. IC87 is an S25FL128SAGMFI001 with pins 16 (SCK), 15 (QSPI0 DQ0), 8 (QSPI0 DQ1), 9 (QSPI0 DQ2), 1 (QSPI0 DQ3), 7 (QSPI0 CS), 3 (RESET/RFU), 6 (RFU), and 13 (NC) connected to P3V3. IC32 is an S25FL128SAGMFI001 with pins 16 (SCK), 15 (QSPI1 DQ0), 8 (QSPI1 DQ1), 9 (QSPI1 DQ2), 1 (QSPI1 DQ3), 7 (QSPI1 CS), 3 (RESET/RFU), 6 (RFU), and 13 (NC) connected to P3V3. Both ICs have pins 2 (SCK), 10 (VCC), and 14 (VSS) connected to P3V3. A 100nF capacitor C370 is connected between P3V3 and GND. A 20k resistor R148 is connected between MIO-4 and P3V3. A 20k resistor R159 is connected between MIO-5 and P3V3. SW2 and SW3 are switches connected between MIO-4 and MIO-5 and P3V3 respectively.

SPI bus level translator

I2C PMBus level translator

The diagram illustrates the circuit for an I2C PMBus level translator. The central component is the TCA9517DGKR IC, which is configured to translate signals between a 5V I2C bus and a 3.3V PMBus bus.

IC Pin Connections:

- Pin 1 (EN):** Connected to P1V8 (5V).
- Pin 4 (GND):** Connected to GND.
- Pin 5 (VCCA):** Connected to P1V8 (5V).
- Pin 8 (VCCB):** Connected to P3V3 (3.3V).

Signal Connections:

- I2C_PMBus_d (3):** Connected to the SDA pin (SDAA) of the IC.
- I2C_PMBus_clk (2):** Connected to the SCL pin (SCLA) of the IC.
- I2C_PMBus_d_hv (6):** Connected to the SDAB pin of the IC.
- I2C_PMBus_clk_hv (7):** Connected to the SCLB pin of the IC.

Resistor Network:


- Bank 500's vcco!:** A pull-up network for the 5V I2C bus, consisting of resistors R230 (4k7), R231 (4k7), and R232 (4k7) connected to P1V8.
- Bank 500's vcco!:** A pull-up network for the 3.3V PMBus bus, consisting of resistors R249 (4k7) and R252 (4k7) connected to P3V3.

Capacitors:


- C133 (100nF):** A decoupling capacitor connected between P1V8 and GND.
- C134 (100nF):** A decoupling capacitor connected between P3V3 and GND.




Ethernet Gigabit PHY Transceiver



Ethernet RJ45 connector



USB UART



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


A


B

C


D

E






Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:		
		A	27 of 36		
	Project:	CITY			
	Sheet:	User Clock			
File:	Rev.	0	05/2019	broquet	
	Date				
CITY_user_clock.SchDoc		SVN:	89f9589d8aaca0a25e422de51e6		

REF: VCTXO 25MHz
VCO: 2GHz
Bandwidth: 10kHz
Margin: 50Deg

WR PLL STATUS



WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS

WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS


WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS


WR PLL RESET_N

PLL_SCLK
PLL_SDI
PLL_SDO
WR PLL CS



WR_DAC_SCLK
WR_DAC_DIN
WR_DAC_CS1
WR_DAC_CS2



DAC_CS1
DAC_SCLK
DAC_DIN



DAC_CS2



Copyright CERN 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Doc. Num.:	Ver.:	Sheet:	-	-	-
-	A	28 of 36	-	-	-
Project:	CITY		-	-	-
Sheet:	WR Clocking		0	05/2019	broquet
File:	CITY_WR_clocking.SchDoc		Rev.	Date	Author
			SVN:	be6245708ce70b1d0ddb55c0ab	