parent 262bacdd
# The AsyncArt Project
The **AsyncArt Project** is comprised by a set of Open-Source HDL libraries and examples
targeted to the efficient implementation of Globally Asynchronous, Locally Synchronous (GALS)
design architectures over Commercial-Off-The-Shelf FPGA devices.
For more information about the **AsynArt** project, visit:
- [The AsyncArt Project at OHR](
# Demo Example
The demo is targeted to the following FPGA board:
- [Lattice iCEstick Evaluation Kit](
The toochain requirements are:
- [Project IceStorm](
- [Yosys](
- [Nextpnr](
For more information about how to build and use the demo, visit:
- [Micropipeline Demo](
\ No newline at end of file
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment