Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
A
AMC FMC Carrier Kintex AFCK
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 8
    • Issues 8
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • AMC FMC Carrier Kintex AFCK
  • Wiki
  • Home

Home

Last edited by OHWR Gitlab support Mar 15, 2019
Page history
This is an old version of this page. You can view the most recent version or browse the history.

AMC FMC Carrier Kintex (AFCK)

Project description

The AMC FMC carrier is partially based on SPEC (supply, WR clocks) design. Among many features, the card has very flexible clock circuit that enables any clock source to be connected to any clock input, including telecom clock, FMC clocks and FPGA.
It is very similar design to AMC FMC board, the only difference is faster FPGA from Kintex7 family.



AFCK production board* - (Top view, Bottom view)


Main features

  • Programmable resources:
    • Xilinx Kintex-7 325T FFG900 FPGA
    • MMC: LPC1764FBD100, optionally Atxmega128A1U-AU
  • Memory:
    • 2 GB DDR3 SDRAM (32-bit interface), 800Mhz
    • SPI Flash for FPGA configuration
    • SPI Flash for user data storage
    • EEPROM with MAC and unique ID
  • Connectivity:
    • 2 high pin count (HPC) slots for 2 single width mezzanines or 1 double width mezzanine
    • Mini-USB UART connected to FPGA or MMC
    • Mini-USB connected to the IPMI processor
    • Stand-alone power connector(12V, 3.3V aux)
    • SATA connector for Port2, Port3 with possibility of switching to FPGA MGT
    • MGT connected to FMC1, FMC2, Fat Pipe 1, Fat Pipe 2 (optional), Port0, Port1, Port2 (optional), Port3 (optional), RTM (optional)
    • RTM connector with 8 GTP routed to it. Compatible with rtm-sfp8 module.
  • Supply:
    • Power supply for FPGA, memory, FMCs - programmable VADJ 1.8-3.3V (independent for each FMC)
    • Voltage and current monitoring for all FMC power buses
    • Clock distribution circuit compatible with WR
  • Other:
    • Temperature monitoring: FMC1, FMC2, supply, FPGA core, DDR memory
    • JTAG multiplexer (SCANSTA) for FMC access

Detailed project information

  • Documentation:
    • Schematics (PDF, Altium sources)
    • PCB (PDF, Altium sources)
  • Users

Contacts

Commercial producers

  • Creotech, Poland

General question about project

  • Filip Świtakowski

Project status

| Date| * Event *|
|1-12-2013 | First idea |
|15-12-2013 | Start working on schematic |
|17-03-2014 | Schematics ready for review. |
|22-07-2014 | PCB finished |
|14-05-2015 | Batch of 3 pcs delivered. There is some PCB rework need due to SI problems on FMC2|
|30-09-2015 | 15 AFCK boards delivered to GSI |
|28-10-2015 | next batch of AFCKs delivered to GSI (CBM experiment ) |
|05-05-2015 | batch of 30 pieces ordered and production started |
---

Filip Świtakowski - 20 nov 2015

Clone repository
  • Documents
  • Home
  • Users
  • Documents
    • Images
    • Schematics
    • Manual
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.