v4
- Schematics
- PCB
- Clocking tree
- project files
v3.1
- Schematics
- PCB
- project files
Changelog between v3.1 and v4
Major changes:
-
USB-UART bridge changed from CP2101 to FTDI - #144 (closed)
-
Scansta replaced by multiplexers - #34 (closed) and #144 (closed)
-
MMC changed from LPC1764 to 1768 -39
-
Modified I2C bus structure - #53 (closed)
-
Resedigned clocking scheme, ADN4604 replaced by dedicated mTCA cross-point switch 8V54816A - #43 (closed)
-
More power monitors introduced - #15 (closed) and #36 (closed)
-
Outdated SDRAM replaced by MT41K512M8DA-107:P - #14 (closed)
-
Indepandent controll of Si571 oscillators - #139 (closed)
-
RTM compatibility with DESY D1.3 pinout - #137 (closed)
-
Support ETM tracing for MMC - #126 (closed)
-
JP1 MMC JTAG connector removed - #144 (closed)