Look at IC41 in Clock_management.SchDoc. DAC1_SYNC_N/DAC2_SYNC_N are mixed at the level translator pins.