Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
A
AMC FMC Carrier AFC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
16
Issues
16
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
AMC FMC Carrier AFC
Commits
e29df9b2
Commit
e29df9b2
authored
Apr 01, 2020
by
Aylons Hazzud
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Added README.md file for github documentation
parent
a423df84
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
64 additions
and
0 deletions
+64
-0
README.md
README.md
+64
-0
No files found.
README.md
0 → 100644
View file @
e29df9b2
# AMC FMC Carrier (AFC)
## Project description
The AMC FMC carrier is partially based on SPEC (supply, WR clocks)
design. It was primarily specified by the Brazilian Synchrotron Light
Laboratory (
[
LNLS
](
www.lnls.br
)
) and designed by Warsaw University of
Technology (WUT) to support quad 16-bit ADC FMC boards for Sirius BPM
electronics. Among many features, the card has very flexible clock
circuit that enables any clock source to be connected to any clock
input, including telecom clock, FMC clocks and
FPGA.
-----
!
[
Top
view](https://www.ohwr.org/project/afc/uploads/28ef8b39ac0952926931bef84a25d8d5/AFC_TOP_v3_1.JPG)
!
[
Bottom
view](https://www.ohwr.org/project/afc/uploads/5372faa7cec5cbc101eb8f5c0f0cfa8a/AFC_BOT_V3_1.JPG))
-----
## Functional specifications
-
Xilinx Artix-7 200T FFG1156 FPGA (XC7A200T-3FFG1156E)
-
2 GB DDR3 SDRAM (32-bit interface)
-
2 high pin count (HPC) slots for 2 single width mezzanines or 1
double width mezzanine
-
SPI Flash for FPGA configuration
-
SPI Flash for user data storage
-
JTAG multiplexer (SCANSTA) for FMC access
-
Power supply for FPGA, memory, FMCs - programmable VADJ 1.8-3.3V
-
Clock distribution circuit compatible with WR
-
Temperature, voltage and current monitoring for critical power buses
-
Stand-alone power connector
-
Mini-USB connected to the IPMI processor
-
SATA connector for Port2, Port3 with possibility of switching to
FPGA MGT
-
MGT connected to FMC1, FMC2, Fat Pipe 1, Fat Pipe 2 (optional),
Port0, Port1, Port2 (optional), Port3 (optional), RTM (optional)
-
EEPROM with MAC and unique ID
-
RTM connector with 8 GTP routed to it. Compatible with rtm-sfp8
module.
<!-- end list -->
-
[
Users
](
Users
)
-
[
CERN-ACC-2014-0357
](
https://cds.cern.ch/record/1977919/files/CERN-ACC-2014-0357.pdf
)
-----
## Contacts
### Commercial producers
-
[
AMC FMC Carrier – AFC
](
http://creotech.pl/product-scientific/amc-fmc-carrier-afc
)
-
[
Creotech
](
http://creotech.pl
)
, Poland
### General question about project
-
[
Daniel Tavares (LNLS)
](
mailto:daniel.tavares@lnls.br
)
-
[
Filip Świtakowski (Creotech)
](
mailto:filip.switakowski@creotech.pl
)
-----
\ No newline at end of file
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment