Commit 2171d3da authored by Greg's avatar Greg

added low jitter WR clock output (UFL connectors)

inverted all HPC lines
parent 8bc11e13
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment