Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
A
ADC Testing
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
ADC Testing
Commits
4f480cfb
Commit
4f480cfb
authored
Sep 01, 2011
by
Federico Asara
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
File format has changed.
parent
0712d12c
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
14 additions
and
2 deletions
+14
-2
Utilities.py
SignalProcessing/Utilities.py
+14
-2
No files found.
SignalProcessing/Utilities.py
View file @
4f480cfb
...
...
@@ -27,7 +27,7 @@ def fake(x, y):
return
(
i
for
i
in
[])
@
timeit
def
readFile
(
path
):
def
readFile
2
(
path
):
config
=
RawConfigParser
()
config
.
read
(
path
)
...
...
@@ -38,4 +38,16 @@ def readFile(path):
data
=
map
(
int
,
dataString
)
return
nbits
,
rate
,
data
@
timeit
def
readFile
(
path
):
config
=
RawConfigParser
()
config
.
read
(
path
)
nbits
=
config
.
getint
(
'INFO'
,
'nbits'
)
rate
=
config
.
getint
(
'INFO'
,
'rate'
)
elements
=
config
.
getint
(
'INFO'
,
'elements'
)
output
=
[
map
(
int
,
config
.
get
(
'SIGNAL-
%
d'
%
i
,
'data'
)
.
split
(
'
\n
'
))
for
i
in
xrange
(
elements
)]
return
nbits
,
rate
,
output
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment