• Theodor-Adrian Stana's avatar
    Changed LTSR load policy · 885b948c
    Theodor-Adrian Stana authored
    The 125 MHz domain registers are loaded only once the 20 MHz clock domain
    registers are loaded. Like this, we avoid having different values in the
    registers in the two clock domains.
    885b948c
Name
Last commit
Last update
doc Loading commit data...
ip_cores Loading commit data...
modules Loading commit data...
sim/conv_man_trig Loading commit data...
top Loading commit data...
.gitmodules Loading commit data...
Manifest.py Loading commit data...
README Loading commit data...