Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
U
urv-core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
hdl-core-lib
urv-core
Commits
5c7e906c
Commit
5c7e906c
authored
Jan 31, 2019
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Update MIMPID.
parent
56af5885
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
2 additions
and
1 deletion
+2
-1
urv_csr.v
rtl/urv_csr.v
+1
-1
urv_defs.v
rtl/urv_defs.v
+1
-0
No files found.
rtl/urv_csr.v
View file @
5c7e906c
...
@@ -88,7 +88,7 @@ module urv_csr
...
@@ -88,7 +88,7 @@ module urv_csr
`CSR_ID_MIP
:
csr_in1
<=
csr_mip_i
;
`CSR_ID_MIP
:
csr_in1
<=
csr_mip_i
;
`CSR_ID_MIE
:
csr_in1
<=
csr_mie_i
;
`CSR_ID_MIE
:
csr_in1
<=
csr_mie_i
;
`CSR_ID_DBGMBX
:
csr_in1
<=
g_with_hw_debug
?
mbx_data
:
32'h0
;
`CSR_ID_DBGMBX
:
csr_in1
<=
g_with_hw_debug
?
mbx_data
:
32'h0
;
`CSR_ID_MIMPID
:
csr_in1
<=
32'h201901
25
;
`CSR_ID_MIMPID
:
csr_in1
<=
32'h201901
31
;
default:
csr_in1
<=
32'h0
;
default:
csr_in1
<=
32'h0
;
endcase
// case (d_csr_sel_i)
endcase
// case (d_csr_sel_i)
...
...
rtl/urv_defs.v
View file @
5c7e906c
...
@@ -93,6 +93,7 @@
...
@@ -93,6 +93,7 @@
/* History for MIMPID:
/* History for MIMPID:
0000_0000: mimpid not implemented
0000_0000: mimpid not implemented
2019_0125: mimpid added.
2019_0125: mimpid added.
2019_0131: data memory wait state.
*/
*/
`define
CSR_OP_CSRRW 3
'
b001
`define
CSR_OP_CSRRW 3
'
b001
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment