Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
M
mock-turtle
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
hdl-core-lib
mock-turtle
Commits
5f780d13
Commit
5f780d13
authored
Jul 26, 2018
by
Dimitris Lampridis
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl: fix missing VIC output connection in spec_mt_demo
parent
e798aa45
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
spec_mt_demo.vhd
hdl/top/spec_mt_demo/spec_mt_demo.vhd
+1
-1
No files found.
hdl/top/spec_mt_demo/spec_mt_demo.vhd
View file @
5f780d13
...
...
@@ -277,7 +277,7 @@ begin -- architecture arch
p_rd_d_rdy_i
=>
gn_p_rd_d_rdy_i
,
tx_error_i
=>
gn_tx_error_i
,
dma_irq_o
=>
open
,
irq_p_i
=>
'0'
,
irq_p_i
=>
vic_master_irq
,
irq_p_o
=>
gn_gpio_b
(
0
),
dma_reg_clk_i
=>
clk_sys
,
dma_reg_adr_i
=>
(
others
=>
'0'
),
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment