Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
A
absenc
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
hdl-core-lib
absenc
Commits
ac3ae0f8
Commit
ac3ae0f8
authored
Feb 03, 2017
by
Fabien Le Mentec
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
update: change BISSC master interframe gap delay to 15us
parent
28f238b2
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
absenc_master_biss.vhd
src/absenc_master_biss.vhd
+1
-1
No files found.
src/absenc_master_biss.vhd
View file @
ac3ae0f8
...
...
@@ -70,7 +70,7 @@ architecture absenc_master_biss_rtl of master_biss is
-- http://biss-interface.com/files/Bissinterface_c5es.pdf, page 18
constant
TM_VAL
:
integer
:
=
work
.
absenc_pkg
.
us_to_count
(
work
.
absenc_pkg
.
MASTER_DEFAULT_TM_US
,
CLK_FREQ
,
tm_top
'length
);
(
15
,
CLK_FREQ
,
tm_top
'length
);
--
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment