Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
P
Projects
  • Overview
    • Overview
    • Details
    • Activity
  • Issues 903
    • Issues 903
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 24
    • Merge Requests 24
  • Members
    • Members
Collapse sidebar
  • Projects
  • Milestones
  • V5.0 gateware release

Expired
Milestone V5.0 gateware release  · expired on Sep 30, 2019
This page will be removed in a future release.

Use group milestones to manage issues from multiple projects in the same milestone.

Learn more

V5.0 gateware release

Project Open issues State Due date
FMC ADC 100M 14b 4cha - Gateware 3 Open expired on Sep 30, 2019
  • Issues 21
  • Merge Requests 0
  • Participants 1
  • Labels 2
Unstarted Issues (open and unassigned)
0
Ongoing Issues (open and assigned)
3
  • FMC ADC 100M 14b 4cha - Gateware · Account for trigger sample in post-trigger samples
    #23 feature
  • FMC ADC 100M 14b 4cha - Gateware · Cannot use last DPRAM sample
    #22 bug
  • FMC ADC 100M 14b 4cha - Gateware · Expose more info in the status and/or interrupt registers
    #21 feature
Completed Issues (closed)
18
  • FMC ADC 100M 14b 4cha - Gateware · hdl - Replace glitch filter with dual threshold FSM
    #31 feature
  • FMC ADC 100M 14b 4cha - Gateware · hdl - Review and sanitize reset logic
    #30 bug
  • FMC ADC 100M 14b 4cha - Gateware · hdl - Trim unused clock signals
    #29 bug
  • FMC ADC 100M 14b 4cha - Gateware · Add White Rabbit support
    #26 feature
  • FMC ADC 100M 14b 4cha - Gateware · Replace "decimation" with "under-sampling"
    #25 feature
  • FMC ADC 100M 14b 4cha - Gateware · Add "trigger on time" functionality
    #15 feature
  • FMC ADC 100M 14b 4cha - Gateware · Add option to tag based on WR time
    #14 feature
  • FMC ADC 100M 14b 4cha - Gateware · Add extra trigger input from FPGA logic
    #13 feature
  • FMC ADC 100M 14b 4cha - Gateware · Implement a basic WR trigger message
    #12 feature
  • FMC ADC 100M 14b 4cha - Gateware · hdl - switch to 125MHz clock source
    #10 feature
  • FMC ADC 100M 14b 4cha - Gateware · gateware manual: wrong data format reported for channel status registers
    #9 bug
  • FMC ADC 100M 14b 4cha - Gateware · Replace hardware trigger enable logic
    #8 feature
  • FMC ADC 100M 14b 4cha - Gateware · Update testbench
    #7 feature
  • FMC ADC 100M 14b 4cha - Gateware · Update Gennum core to address critical freeze issue
    #5 bug
  • FMC ADC 100M 14b 4cha - Gateware · Misalignment of external trigger wrt data
    #4 bug
  • FMC ADC 100M 14b 4cha - Gateware · Add correct delays to all trigger sources
    #3 bug
  • FMC ADC 100M 14b 4cha - Gateware · Wrong sampling clock freqency in the Xilinx constraints
    #2 bug
  • FMC ADC 100M 14b 4cha - Gateware · doc - fix formula for calculating the corrected DAC value
    #1 bug
85% complete
85%
Start date
No start date
Until
Sep 30 2019
Due date
Sep 30, 2019 (Past due)
21
Issues 21
Open: 3 Closed: 18
Time tracking
0
Merge requests 0
Open: 0 Closed: 0 Merged: 0