Skip to content
GitLab
Explore
Sign in
Projects
Merge requests
Open
32
Merged
199
Closed
86
All
317
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Priority
lpdc for virtex6 (wrs)
wr-cores!19
· created
Sep 20, 2024
by
Harvey Leicester
wrpc-v5
Merged
0
updated
Sep 23, 2024
wbgen2 to Cheby conversion
fmc-del-1ns-2cha!1
· created
Sep 16, 2024
by
Tom Levens
Merged
0
updated
Sep 17, 2024
add dac_sel for gc_serial_dac.vhd
general-cores!68
· created
Aug 30, 2024
by
Harvey Leicester
Merged
0
updated
Aug 30, 2024
Develop testcase names
hdl-make!32
· created
Aug 26, 2024
by
Benny Simonsen
develop
Merged
0
updated
Sep 16, 2024
Add provide for package instance (package <new name> is new <generic package>)
hdl-make!31
· created
Aug 26, 2024
by
Benny Simonsen
develop
Merged
2
updated
Aug 26, 2024
fixed obsolete autotools commands in configure.ac
etherbone-core!1
· created
Aug 13, 2024
by
Stefan Rauch
Merged
Approved
1
updated
Aug 21, 2024
JTAG Breakout PCB for FMC PROFINET V2
fmc-profinet!2
· created
Jun 26, 2024
by
Bernard Guncic
Merged
0
updated
Jun 26, 2024
dev/i2c_eeprom.c: Use negative offset when addr>0xff is mangled with dev addr
wrpc-sw!20
· created
Jun 11, 2024
by
Frederik Pfautsch (MLE)
wrpc-v5
Merged
4
updated
Jul 15, 2024
platform/xilinx/vivado: Fix generates of clock signals that originate from phys
wr-cores!17
· created
Jun 05, 2024
by
Frederik Pfautsch (MLE)
wrpc-v5
Merged
0
updated
Jun 13, 2024
modules/wrc_core/wrc_periph.vhd: Add reset signal to sensitivity list
wr-cores!16
· created
Jun 05, 2024
by
Frederik Pfautsch (MLE)
wrpc-v5
Merged
0
updated
Jun 13, 2024
platform/xilinx/xwrc_platform_vivado.vhd: Generate direct DMTD clock using a BUFR
wr-cores!15
· created
Jun 05, 2024
by
Frederik Pfautsch (MLE)
wrpc-v5
Merged
0
updated
Jun 13, 2024
Resolve "[Build System] Rename Docker Containers in Build Scripts"
diot-monimod!3
· created
Jun 05, 2024
by
MIchael Lettrich
bug
monimod-fantray
Merged
Approved
1
0
updated
Jun 07, 2024
WIP: Pieter fasec wrpc v5
wr-cores!14
· created
May 10, 2024
by
Pieter Van Trappen
wrpc-v5
Merged
2
updated
Aug 08, 2024
tools/genrammem: Create wrc.mem file to use with Vivado's `updatemem` command
wrpc-sw!19
· created
May 03, 2024
by
Frederik Pfautsch (MLE)
wrpc-v5
Merged
0
updated
Jul 15, 2024
gc argb led drv
general-cores!67
· created
May 03, 2024
by
Tristan Gingold
Merged
0
updated
May 03, 2024
Add macro-based dpram for Xilinx/AMD 7Series FPGA
general-cores!66
· created
May 02, 2024
by
Frederik Pfautsch (MLE)
Merged
0
updated
May 03, 2024
dev/simple-uart.c: Implement missing purge functions
wrpc-sw!18
· created
May 02, 2024
by
Frederik Pfautsch (MLE)
wrpc-v5
Merged
0
updated
Jul 15, 2024
Addition of board specific OID that we need to control the timing output of the…
wrpc-sw!17
· created
Apr 29, 2024
by
Konstantinos Asteriou
wrpc-v5
Merged
0
updated
May 15, 2024
add -min argument to get_property PERIOD to return the minimum value of the returned list
general-cores!65
· created
Apr 16, 2024
by
Julien Egli
Merged
0
updated
Apr 16, 2024
Resolve "Would you be happy to integrate FuseSoC core files into the repo?"
urv-core!2
· created
Feb 07, 2024
by
Shareef Jalloq
Merged
1
updated
Feb 12, 2024
Prev
1
2
3
4
5
…
10
Next