Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Projects
Overview
Overview
Details
Activity
Issues
919
Issues
919
List
Board
Labels
Milestones
Merge Requests
29
Merge Requests
29
Members
Members
Collapse sidebar
Close sidebar
Open sidebar
Projects
Issues
Open
919
Closed
3,229
All
4,148
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Last updated
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
Unrecognized queue - prevent overwhelming
wr-switch-hdl#20
· opened
Feb 10, 2014
by
Maciej Lipinski
bug
0
updated
Feb 12, 2019
prio_override flag - non-coherent interpretation
wr-switch-hdl#17
· opened
May 26, 2014
by
Maciej Lipinski
bug
0
updated
Feb 12, 2019
VID for untagged frames in fast Match
wr-switch-hdl#16
· opened
Jun 04, 2014
by
Maciej Lipinski
bug
0
updated
Feb 12, 2019
Convert TAI to UTC
wr-cores#67
· opened
Sep 16, 2015
by
Benoit Rat
1
updated
Feb 12, 2019
WR streamers: State unused in xrx_streamer.vhd
wr-cores#41
· opened
May 26, 2017
by
Denia Bouhired-Ferrag
bug
0
updated
Feb 12, 2019
WR streamers: fixed latency implementation only works for one specific case
wr-cores#39
· opened
Jun 07, 2017
by
Denia Bouhired-Ferrag
bug
0
updated
Feb 12, 2019
WR Streamers testbench
wr-cores#38
· opened
Jun 21, 2017
by
Maciej Lipinski
bug
0
updated
Feb 12, 2019
WR streamers: Maximum number of words per frame
wr-cores#36
· opened
Jun 26, 2017
by
Denia Bouhired-Ferrag
feature
0
updated
Feb 12, 2019
Extension of WR Streamers testbenches to test 0xCAFE
wr-cores#16
· opened
Dec 08, 2017
by
Maciej Lipinski
feature
0
updated
Feb 12, 2019
UTC leap second registers
wr-cores#7
· opened
Dec 20, 2017
by
Grzegorz Daniluk
feature
1
updated
Feb 12, 2019
re-measure/calculate alpha parameter
wr-cores#1
· opened
Nov 22, 2018
by
Maciej Lipinski
feature
0
updated
Feb 12, 2019
Relations missing for VHDL package to be used in system verilog
hdl-make#20
· opened
Jun 01, 2016
by
Nicolas Chevillot
bug
6
updated
Feb 12, 2019
multitline signal declaration generates wrong relations in VHDL
hdl-make#13
· opened
Nov 14, 2016
by
Nicolas Chevillot
bug
0
updated
Feb 12, 2019
Bug in the WB Master interface
wb-serializer-core#2
· opened
Oct 18, 2012
by
Davide Pedretti
bug
3
updated
Feb 12, 2019
Translate step fails
wb-serializer-core#1
· opened
Aug 14, 2014
by
Piotr Miedzik
0
updated
Feb 12, 2019
Rhino gateware
rhino-hardware-01#1
· opened
Feb 10, 2012
by
Simon Winberg
feature
0
updated
Feb 12, 2019
V1-1 Sanyo capacitor type end-of-life
conv-ttl-nim-3i-30o#1
· opened
May 30, 2012
by
Erik van der Bij
feature
0
updated
Feb 12, 2019
Take into account simplification hints from Gennum Field Application Engineer
spec#101
· opened
Oct 19, 2010
by
Erik van der Bij
feature
2
updated
Feb 12, 2019
V4 - PCB Via annular ring size too small for IPC Class 3
spec#57
· opened
Sep 15, 2011
by
Erik van der Bij
feature
0
updated
Feb 12, 2019
V4 - Typo in schematic
spec#56
· opened
Sep 15, 2011
by
Erik van der Bij
feature
0
updated
Feb 12, 2019
« First
Prev
…
37
38
39
40
41
42
43
44
45
…
Next
Last »