Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Projects
Overview
Overview
Details
Activity
Issues
918
Issues
918
List
Board
Labels
Milestones
Merge Requests
29
Merge Requests
29
Members
Members
Collapse sidebar
Close sidebar
Open sidebar
Projects
Issues
Open
918
Closed
3,229
All
4,147
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Last updated
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
HW: TTL input pulse is stretched by hw before arriving to FPGA
conv-ttl-rs485#6
· opened
Nov 22, 2017
by
Denia Bouhired-Ferrag
bug
CLOSED
2
updated
Feb 12, 2019
HW: Layout of TPS5431 buck converter IC77
conv-ttl-rs485#5
· opened
Nov 22, 2017
by
Denia Bouhired-Ferrag
feature
CLOSED
2
updated
Feb 12, 2019
HW: Termination on i/p and o/p RS485 pairs
conv-ttl-rs485#4
· opened
Dec 13, 2017
by
Denia Bouhired-Ferrag
bug
CLOSED
2
updated
Feb 12, 2019
Layout: Designators for some resistors use a C prefix
conv-ttl-rs485#3
· opened
Dec 13, 2017
by
Denia Bouhired-Ferrag
feature
CLOSED
2
updated
Feb 12, 2019
PCB layout D-Sub9 RTM
conv-ttl-rs485#2
· opened
Mar 08, 2018
by
Denia Bouhired-Ferrag
bug
CLOSED
1
updated
Feb 12, 2019
PCB version resistors have incorrect mounted property
conv-ttl-rs485#1
· opened
Apr 17, 2018
by
Denia Bouhired-Ferrag
feature
CLOSED
2
updated
Feb 12, 2019
Cannot compile WR NIC with kernel >=4.5
spec-sw#3
· opened
Jun 20, 2016
by
Dimitris Lampridis
CLOSED
1
updated
Feb 12, 2019
V0 - FMC Slot reference texts not aligned
svec#58
· opened
May 03, 2012
by
Erik van der Bij
feature
CLOSED
2
updated
Feb 12, 2019
V0 - C175 too close to inductor
svec#57
· opened
May 03, 2012
by
Erik van der Bij
bug
CLOSED
2
updated
Feb 12, 2019
V0 - Silkscreen texts too small
svec#56
· opened
May 03, 2012
by
Erik van der Bij
feature
CLOSED
2
updated
Feb 12, 2019
V0 - 3D model component too black
svec#55
· opened
May 03, 2012
by
Erik van der Bij
bug
CLOSED
2
updated
Feb 12, 2019
V0 - Front panel not yet designed
svec#54
· opened
May 04, 2012
by
Erik van der Bij
feature
CLOSED
2
updated
Feb 12, 2019
V0 - No easy way to store parameters for AFPGA
svec#53
· opened
Jun 05, 2012
by
Erik van der Bij
bug
CLOSED
2
updated
Feb 12, 2019
V0 - Clocks not conencted to global clock inputs.
svec#52
· opened
Jun 11, 2012
by
Projects
bug
CLOSED
2
updated
Feb 12, 2019
V0 - P12V boost converter disabled by default
svec#51
· opened
Jun 12, 2012
by
Projects
bug
CLOSED
4
updated
Feb 12, 2019
V0 - R189, R193
svec#50
· opened
Jun 13, 2012
by
Grzegorz Kasprowicz
bug
CLOSED
3
updated
Feb 12, 2019
V0 - FMC step up gives 11.56V
svec#49
· opened
Jun 13, 2012
by
Grzegorz Kasprowicz
feature
CLOSED
4
updated
Feb 12, 2019
V0 - No pullback on copper planes
svec#48
· opened
Jun 15, 2012
by
Tomasz Wlostowski
bug
CLOSED
2
updated
Feb 12, 2019
V0 - Missing ESD discharge copper on bottom
svec#47
· opened
Jun 15, 2012
by
Projects
bug
CLOSED
2
updated
Feb 12, 2019
V0 - LEDs silkscreen
svec#46
· opened
Jun 15, 2012
by
Projects
bug
CLOSED
1
updated
Feb 12, 2019
« First
Prev
…
118
119
120
121
122
123
124
125
126
…
Next
Last »