Explore projects
-
Projects / powerlink
BSD 3-Clause "New" or "Revised" LicensePowerlink Industrial Ethernet stack. It runs on top of the Hydra rad-tol SoC project. More info at the Wiki page
Updated -
Configuration and boot software required to start up the SPEC7 board
Updated -
Programmable attenuator of RF signals with very high voltage range (50mV – 1000 V) for protecting digitizers against damage by high voltage signals. Four channels with SMA connectors; Three attenuation values: 0, -20, -40 dB; Bandwidth: DC – 2 GHz.
Updated -
Hydra is a RISC-V based radiation-tolerant SoC designed to operate up to 500 Gy TID. See the wiki for more details.
Updated -
High-resolution frequency/phase-microstepper for timing laboratories. More info at the Wiki page
Updated -
Updated
-
SAMD21-based monitoring module for DI/OT power supply and fan tray.
Updated -
Projects / VHDL macro libraries for Microsemi ProASIC3
GNU Affero General Public License v3.0This is a collection of simple macro implementations for Microsemi's ProASIC3 FPGAs to allow simulating post-synthesis designs using GHDL.
Updated -
This project focuses on performing with high precision the core WR PTP calculations in fixed-point arithmetic. This will ensure uniform input parameters, code and precision across all WR implementations.
Updated -
A system to characterize large area silicon pad sensors with several hundred channels. This repository contains the microcontroller firmware.
Updated -
Projects / Euro ADC 65M 14b 40cha hw PUMA-hw
CERN Open Hardware Licence v1.2Updated -
TiCkS is a flexible White Rabbit based time-stamping board. It is based on the SPEC board developed for the CTA collaboration. It provides an interface to a CTA camera (Inputs: Read-out Trigger signals, Busy Trigger), (Outputs: PPS signal , 10MHz clock, External trigger signal).
Updated -
Projects / LHC Instability Trigger Distribution LIST
GNU General Public License v3.0 onlyLIST is a trigger distribution system based on White Rabbit. It can receive a trigger from a “cloud” of devices and distribute it to all relevant devices to for example freeze their acquisition buffers. The latency between reception and transmission of a trigger is done with a low and notably fixed latency, with an accuracy of better than 1 ns. The hardware of the LIST nodes is based on the SVEC FMC carrier equipped with a FMC TDC mezzanine and a Fine Delay mezzanine. More info at the Wiki page
Updated -
This project contains gateware for the Distributed IO Tier demonstrator according to the CERN Warm Interlocks specification
Updated -
A simple 4-lane PCIe carrier for a FPGA Mezzanine Card (VITA 57). It supports the White Rabbit timing and control network. More info at the Wiki page
Updated -
-
A low cost, low complexity FMC carrier based on Xilinx Artix-7
Updated -
LIBSFP is a software library that contains generic functions to access SFP devices via I2C.
More info can be found on this wiki page.
Updated -
Project containing information about how to calibrate White Rabbit gear. See also https://www.ohwr.org/project/white-rabbit/wikis/Calibration More info at the Wiki page
Updated -
Projects / openMMC
GNU General Public License v3.0 onlyMMC firmware written in C, running on a microcontroller inside the board. Written first for the AFC boards. This firmware is thought to be generic enough so other AMC boards could reuse a large part of it. For now, the only "port" is for the LPC1764 chip, but more are planned.
Updated