Skip to content

Explore projects

  • SPI Boards Package is a set of electronic boards developed at Soleil Synchrotron (France). These boards can be connected together in a daisy chain and they communicate with an embedded controller via an SPI Bus. They provide the following features:

    - Platform allowing us to build specific solutions with simple and open tools.

    - Modular architecture.

    - Provide solutions for applications which require synchronization.

    - Low level process implementation to achieve better performance. - Easy Control network connection

    The main CPU board contains a microprocessor. It manages a task for communication with the supervision, an embedded process and SPI communication with the peripheral boards. We have a modular approach that means we can make various Peripheral board combinations between 16-bit DAC, 16-bit ADC, and a calculator board for motor encoder.

    Updated
    Updated
  • A Trigger/Timing Logic Unit designed for use with High Energy Physics beam-tests. Provides a simple and flexible interface for fast timing and triggering signals at the AIDA pixel sensor beam-telescope. Connects to a FPGA carrier card via a FMC connector.

    ( N.B. Use the sub-project Git repositories, not the top level repository )

    Updated
    Updated
  • PHASE (Portable Hardware Analyzer with Sharing Explorer) aims at unifying hardware debugging in a single tool. From the host machine, a user may graphically interconnect components to describe the connection between his computer and the target device to debug. For example, a USB JTAG cable might be the root node, connected to an Arria2 development board with a CPLD and an FPGA, containing a LM32 processor.

    Wherever possible, PHASE fetches design descriptions from the internet based on the detected JTAG IDCODEs, USB vendor IDs, or PnP BUS information. In the preceding example, each step of the chain would be automatically detected. The USB cable from the vendor+product codes, the FPGA from the JTAG IDCODE and the LM32 from the Arria2's sld hub. The user would now be presented with read/write access to the data and instruction buses for visual inspection or firmware loading. Furthermore, the user could launch gdb to halt and single-step the embedded LM32 CPU.

    If a device is not yet described, the user may assemble a driver out of the reusable software components. For example, an Altera USB-Blaster driver is just a FTDI device chained with a byte packeter and a JTAG bit banger. Once the design has been graphically assembled, it is automatically scanned for attached JTAG devices and the USB cable design is shared online with any future users of the same cable.

    Updated
    Updated
  • IPBus is a FPGA Core that controls a Wishbone bus via Ethernet. Currently the transport protocol is UDP/IP, although there are plans for an ATA over Ethernet (AoE) implementation. There are reference designs for the SP601 and SP605 Xilinx FPGA boards.

    Details at http://ipbus.web.cern.ch/ipbus/

    Updated
    Updated
  • A collection of platform-independent cores such as memories, synchronizer circuits and Wishbone cores.

    More info at the Wiki page

    Updated
    Updated
  • A collection of cores needed in the White Rabbit node and switch. Includes White Rabbit PTP Core (WRPC).

    Updated
    Updated
  • This project contains all the HDL gateware necessary for the FPGA of the WR switch.

    Updated
    Updated
  • This project defines data structures, to be embedded in the FPGA memory address space, to enumerate the devices that have been synthetized in the current design. The same structure is also used as a simple flash file system. AKA Self-Describing Bus (SDB) Specification for Logic Cores. The layout is simple enough to be parsed both by the host and by the internal soft-core, if any.

    The documentation is public, and related code is GNU GPL licensed.

    Updated
    Updated
  • FmcDIO5chTTLa is a 5-bit port digital IO card in FMC form-factor. Each single-bit port can be configured individually as input or output. The I/Os on LEMO 00 connectors are TTL compatible. Commercially available. More info at the Wiki page

    Updated
    Updated
  • A project devoted to developing and discussing the CERN Open Hardware Licence. More info at the Wiki page

    Updated
    Updated
  • A Time to Digital Converter core for Spartan 6 FPGAs.

    Updated
    Updated
  • A level conversion board between TTL and 24V blocking levels in VME64x form factor. The project uses a rear transition module for connectivity and a front module with the active conversion and diagnostics electronics. More info at the Wiki page

    Updated
    Updated
  • GTS is a tool which takes a binary for a given microprocessor (initially an LM32) and gives information about worst-case execution time.

    Updated
    Updated
  • A software suite written in Python to help with production tests of PCBs. AKA PTS.

    Updated
    Updated
  • A simple VME64x carrier for two low pin count FPGA Mezzanine Cards (VITA 57). It has memory and clocking resources and supports the White Rabbit timing and control network. Commercially available. More info at the Wiki page

    Updated
    Updated
  • An FMC board with an analog 125 MS/s input and an analog 600 MS/s output for RF applications.

    More info at the Wiki page
    Updated
    Updated
  • Projects / Simple PCIe FMC carrier SPEC - Software

    GNU General Public License v2.0 or later

    Software support for the SPEC board, including kernel and user-space Linux code. The package also include the fmc-bus driver, which is expected to be used by other carriers as well.

    Updated
    Updated
  • An FMC for clock & data recovery from optical sources.

    Updated
    Updated
  • The FmcAdc1G8b2cha is a 2 channel 1GSPS 8 bit ADC card in FMC (FPGA Mezzanine Card, VITA 57.1) format using a Low Pin-Count (LPC) connector.

    More info at the Wiki Page

    Updated
    Updated
  • A project to describe techniques and gather results of the time transfer between CERN and LNGS for the neutrino Time Of Flight experiment.

    Updated
    Updated