Explore projects
-
Projects / HEV - High Energy Ventilator
GNU General Public License v3.0 or laterThe open-source HEV ventilator implements the modes PC-A/C, PC-A/C-PRVC, PC-PSV and CPAP More info at the Wiki page
Updated -
A collection of cores needed in the White Rabbit node and switch. Includes White Rabbit PTP Core (WRPC).
Updated -
White Rabbit is a fully deterministic Ethernet-based network for general purpose data transfer and synchronization. It can synchronize over 1000 nodes with sub-ns accuracy over fiber lengths of up to 10 km. Commercially available. More info at the Wiki page
Updated -
A carrier for two low pin count FPGA Mezzanine Cards (VITA 57), analog inputs and fail-safe functionality. It has memory and clocking resources and supports the White Rabbit timing and control network. Stand-alone board for use in a 'pizza-box'. More info at the Wiki page
Updated -
Projects / AIDA-2020 TLU - Hardware
CERN Open Hardware Licence v1.2Updated -
This project contains all the HDL gateware necessary for the FPGA of the WR switch.
Updated -
FMC nanoFIP is an interface card for the WorldFIP network in an LPC FMC form-factor. More info at the Wiki page
Archived 0Updated -
Production and functional tests for FMC TDC 1ns 5cha.
Updated -
-
COM Express based PXIe system controller. COM Express Compact Pin-out type 6, 16-lane PCIe GEN3. PXIe trigger line on front-panel. More info at the Wiki page
Updated -
The aim of this project is to evaluate resources required to run wr switch HDL on Xilinx Ultrascale+ FPGA
Updated -
A collection of cores needed in the White Rabbit node and switch. Includes White Rabbit PTP Core (WRPC).
Updated -
A web based commander based on Node.JS for the HDLMake tool.
Updated -
The VFC is a VME carrier for two VITA 57 (FMC) mezzanines. For more details please refer to the wiki pages. Obsolete project. Replaced by VFC-HD.
Updated -
Projects / AIDA-2020 TLU
OtherA Trigger/Timing Logic Unit designed for use with High Energy Physics beam-tests. Provides a simple and flexible interface for fast timing and triggering signals at the AIDA pixel sensor beam-telescope. Connects to a FPGA carrier card via a FMC connector.
( N.B. Use the sub-project Git repositories, not the top level repository )
Updated -
Gateware (VHDL) for the level conversion board Conv TTL Blocking in VME64x form factor between TTL and blocking levels. More info at the Wiki page
Updated -
A fully open electronic watch project featuring an integrated GPS receiver. More info at the Wiki page
Updated -
-
A software suite written in Python to help with production tests of PCBs. AKA PTS.
%(red)This pts-base project is used to re-organise the current pts project In the future this project will replace the existing pts project.
Updated -