Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
E
euro-adc-65m-14b-40cha-gw
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
eurocard
euro-adc-65m-14b-40cha
euro-adc-65m-14b-40cha-gw
Commits
e30a22c0
Commit
e30a22c0
authored
Apr 18, 2018
by
Dave Newbold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fixing startup for new ZS_DEL
parent
4082b690
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
6 additions
and
8 deletions
+6
-8
sc_chan_buf.vhd
components/solid/firmware/hdl/sc_chan_buf.vhd
+1
-1
sc_timing_startup.vhd
components/solid/firmware/hdl/sc_timing_startup.vhd
+5
-7
No files found.
components/solid/firmware/hdl/sc_chan_buf.vhd
View file @
e30a22c0
...
...
@@ -122,7 +122,7 @@ begin
begin
if
falling_edge
(
clk40
)
then
if
(
mode
=
'1'
and
nzen
=
'0'
)
or
(
mode
=
'0'
and
nzen_d
=
'0'
)
then
pnz
<=
to_unsigned
(
0
,
pnz
'length
);
pnz
<=
(
others
=>
'0'
);
else
if
(
mode
=
'0'
and
pnz
=
ZS_FIRST_ADDR
-
1
)
or
pnz
=
ZS_LAST_ADDR
then
pnz
<=
(
others
=>
'0'
);
...
...
components/solid/firmware/hdl/sc_timing_startup.vhd
View file @
e30a22c0
...
...
@@ -46,13 +46,11 @@ begin
end
if
;
if
up
=
'1'
then
if
and_reduce
(
std_logic_vector
(
sctr
(
BLK_RADIX
-
1
downto
0
)))
=
'1'
then
if
unsigned
(
sctr
(
3
+
BLK_RADIX
downto
BLK_RADIX
))
=
0
then
nzs_en
<=
'1'
;
elsif
unsigned
(
sctr
(
3
+
BLK_RADIX
downto
BLK_RADIX
))
=
NZS_BLKS
then
zs_en
<=
'1'
;
elsif
unsigned
(
sctr
(
7
+
BLK_RADIX
downto
BLK_RADIX
))
=
NZS_BLKS
-
1
+
unsigned
(
zs_blks
)
then
trig_en
<=
'1'
;
end
if
;
nzs_en
=
'1'
;
elsif
unsigned
(
sctr
(
3
+
BLK_RADIX
downto
BLK_RADIX
))
=
NZS_BLKS
and
sctr
(
BLK_RADIX
-
1
downto
0
)
=
to_unsigned
(
ZS_DEL
,
BLK_RADIX
)
then
nzs_en
<=
'1'
;
elsif
unsigned
(
sctr
(
7
+
BLK_RADIX
downto
BLK_RADIX
))
=
NZS_BLKS
+
unsigned
(
zs_blks
)
then
trig_en
<=
'1'
;
end
if
;
end
if
;
end
if
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment