Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
E
euro-adc-65m-14b-40cha-gw
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
eurocard
euro-adc-65m-14b-40cha
euro-adc-65m-14b-40cha-gw
Commits
dd59b6a7
Commit
dd59b6a7
authored
Nov 25, 2017
by
Dave Newbold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Adding test output
parent
f9991f65
Show whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
16 additions
and
8 deletions
+16
-8
top_pc051b.vhd
boards/pc051b/base_fw/synth/firmware/hdl/top_pc051b.vhd
+2
-2
sc_chan.vhd
components/solid/firmware/hdl/sc_chan.vhd
+2
-2
sc_daq.vhd
components/solid/firmware/hdl/sc_daq.vhd
+2
-2
payload.vhd
projects/64ch/firmware/hdl/payload.vhd
+10
-2
No files found.
boards/pc051b/base_fw/synth/firmware/hdl/top_pc051b.vhd
View file @
dd59b6a7
...
...
@@ -35,8 +35,8 @@ entity top is port(
sync_in
:
in
std_logic
;
-- IO via timing interface
trig_in
:
in
std_logic
;
trig_out
:
out
std_logic
;
adc_d_p
:
in
std_logic_vector
(
63
downto
0
);
-- ADC serial input data
adc_d_n
:
in
std_logic_vector
(
63
downto
0
)
adc_d_p
:
in
out
std_logic_vector
(
63
downto
0
);
-- ADC serial input data
adc_d_n
:
in
out
std_logic_vector
(
63
downto
0
)
);
end
top
;
...
...
components/solid/firmware/hdl/sc_chan.vhd
View file @
dd59b6a7
...
...
@@ -31,8 +31,8 @@ entity sc_chan is
rst40
:
in
std_logic
;
clk160
:
in
std_logic
;
clk280
:
in
std_logic
;
d_p
:
in
std_logic
;
d_n
:
in
std_logic
;
d_p
:
in
out
std_logic
;
d_n
:
in
out
std_logic
;
sync_ctrl
:
in
std_logic_vector
(
3
downto
0
);
zs_sel
:
in
std_logic_vector
(
1
downto
0
);
sctr
:
in
std_logic_vector
(
47
downto
0
);
...
...
components/solid/firmware/hdl/sc_daq.vhd
View file @
dd59b6a7
...
...
@@ -29,8 +29,8 @@ entity sc_daq is
led_out
:
out
std_logic
;
chan
:
in
std_logic_vector
(
7
downto
0
);
chan_err
:
out
std_logic
;
d_p
:
in
std_logic_vector
(
N_CHAN
-
1
downto
0
);
d_n
:
in
std_logic_vector
(
N_CHAN
-
1
downto
0
);
d_p
:
in
out
std_logic_vector
(
N_CHAN
-
1
downto
0
);
d_n
:
in
out
std_logic_vector
(
N_CHAN
-
1
downto
0
);
clk125
:
in
std_logic
;
rst125
:
in
std_logic
;
pllclk
:
in
std_logic
;
...
...
projects/64ch/firmware/hdl/payload.vhd
View file @
dd59b6a7
...
...
@@ -46,8 +46,8 @@ entity payload is
sync_in
:
in
std_logic
;
trig_in
:
in
std_logic
;
trig_out
:
out
std_logic
;
adc_d_p
:
in
std_logic_vector
(
63
downto
0
);
adc_d_n
:
in
std_logic_vector
(
63
downto
0
)
adc_d_p
:
in
out
std_logic_vector
(
63
downto
0
);
adc_d_n
:
in
out
std_logic_vector
(
63
downto
0
)
);
end
payload
;
...
...
@@ -184,6 +184,14 @@ begin
o
=>
open
);
bufo
:
OBUFTDS
port
map
(
i
=>
'0'
,
t
=>
'1'
,
o
=>
adc_d_p
(
i
),
ob
=>
adc_p_n
(
i
)
);
end
generate
;
end
rtl
;
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment