Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
E
euro-adc-65m-14b-40cha-gw
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
eurocard
euro-adc-65m-14b-40cha
euro-adc-65m-14b-40cha-gw
Commits
acc1606e
Commit
acc1606e
authored
Apr 27, 2018
by
Dave Newbold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fixing ZS
parent
0d2aa0f6
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
sc_rtrig.vhd
components/solid/firmware/hdl/sc_rtrig.vhd
+1
-1
No files found.
components/solid/firmware/hdl/sc_rtrig.vhd
View file @
acc1606e
...
...
@@ -55,7 +55,7 @@ begin
ctrl_div
<=
q
(
0
)(
13
downto
8
);
mgen
:
for
i
in
mask
'range
generate
mask
(
i
)
<=
'0'
when
i
=>
to_integer
(
unsigned
(
ctrl_div
))
else
'1'
;
mask
(
i
)
<=
'0'
when
i
>=
to_integer
(
unsigned
(
ctrl_div
))
else
'1'
;
end
generate
;
force
<=
((
not
ctrl_mode
and
not
or_reduce
(
rand
(
mask
'range
)
and
mask
))
or
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment