Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
E
euro-adc-65m-14b-40cha-gw
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
eurocard
euro-adc-65m-14b-40cha
euro-adc-65m-14b-40cha-gw
Commits
7265401b
Commit
7265401b
authored
May 01, 2018
by
Dave Newbold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Adding kack, removing veto
parent
81e3f7a2
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
2 deletions
+2
-2
sc_trig_ro_block.vhd
components/solid/firmware/hdl/sc_trig_ro_block.vhd
+2
-2
No files found.
components/solid/firmware/hdl/sc_trig_ro_block.vhd
View file @
7265401b
...
...
@@ -48,7 +48,7 @@ begin
if
rising_edge
(
clk40
)
then
if
trig_en
=
'0'
then
tctr_i
<=
(
others
=>
'1'
);
elsif
mark
=
'1'
and
or_reduce
(
keep
)
=
'1'
then
elsif
mark
=
'1'
and
keep
=
'1'
then
tctr_i
<=
tctr_i
+
1
;
end
if
;
end
if
;
...
...
@@ -60,7 +60,7 @@ begin
keep_c
<=
(
63
downto
N_CHAN
=>
'0'
)
&
kack
;
go
<=
(
go
or
(
ro_go
and
or_reduce
(
keep
)
and
not
rveto
))
and
not
blkend
and
trig_en
when
rising_edge
(
clk40
);
go
<=
(
go
or
(
ro_go
and
keep
and
not
rveto
))
and
not
blkend
and
trig_en
when
rising_edge
(
clk40
);
blkend
<=
'1'
when
ro_ctr
=
X"06"
else
'0'
;
ro_valid
<=
go
;
ro_blkend
<=
blkend
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment