Skip to content
Snippets Groups Projects
D

DDR3 controller for Spartan6

Project ID: 10708

DDR3 controller with two pipelined Wishbone slave ports. It is based on the Spartan6 hardware core and a management core generated by Xilinx CoreGen.